|
Tech Report: HPL-2004-121: Defect-Tolerant Interconnect to Nanoelectronic Circuits: Internally-Redundant Demultiplexers Based on Error-Correcting Codes http://www.hpl.hp.com/techreports/2004/HPL-2004-121.htmlJ.R. Heath, P.J. Kuekes, G.S. Snider & R.S.Williams, A defect-tolerant computer architecture: opportunities for nanotechnology ,Science 280, 1716-1721, 1998 http://citeseer.ist.psu.edu/context/1099279/0A defect tolerant self-organizing nanoscale SIMD architecture: Full text: Pdf (633 KB) Source: Architectural Support for ... http://portal.acm.org/citation.cfm?id=1168888SIGMICRO: ACM Special Interest Group on Microarchitectural Research and Processing IEEE TC - MICRO : IEEE TC - MICRO http://portal.acm.org/citation.cfm?id=360128.360131Abstract: We present a CAD framework for CMOL, a hybrid CMOS/ molecular circuit architecture. Our framework first transforms any logically synthesized circuit based on AND/OR/NOT ... http://www.arxiv.org/abs/0705.4320Defect-Tolerant Nanocomputing Using Bloom Filters Gang WangWenrui Gong Ryan Kastner Dept. ofECE, University of California, Santa Barbara wanggang { gong,kastner } @ece.ucsb.edu ... http://athena.ece.ucsb.edu/~gang/papers/fccm.pdfError Correcting Codes for Nanoelectronic Circuits Kuekes, Robinett, Seroussi & Williams 4 A switch can be set to its high-impedance state by putting a relatively large positive ... http://www.hpl.hp.com/techreports/2004/HPL-2004-121.pdfAcronym Finder: DTCA stands for Defect-Tolerant Computer Architecture ... Suggest new definition. This definition appears very rarely and is found in the following Acronym Finder ... http://www.acronymfinder.com/Defect_Tolerant-Computer-Architecture-(DTCA).htmlNote to users. If you're seeing this message, it means that your browser cannot find this page's style/presentation instructions -- or possibly that you are using a browser that ... http://www.sciencemag.org/cgi/content/abstract/280/5370/1716Philip J Kuekes, Warren Robinett, Gadiel Seroussi and R Stanley Williams 1 Quantum Science Research, Hewlett-Packard Labs, 1501 Page Mill Road, Palo Alto,CA 94304, USA http://www.iop.org/EJ/abstract/-ff30=7/0957-4484/16/6/043The two day symposium will also include several technical sessions on topics such as reliable nanoarchitectures, CAD for nanoelectronic devices and circuits, defect tolerant ... http://www.nanoarch.org/funded by the U.S. Office of Naval Research. Large software systems are developed by integrating software components. Unfortunately, many complex software components often contain ... http://www.iti.uiuc.edu/research/projects/defect-tolerant-system-integration-and-evolutionBulletProof: A Defect?Tolerant CMP Switch Architecture Kypros Constantinide sz Stephen Plaza z Jason Blom e z Bin Zhan g y Valeria Bertacc o z Scott Mahlk e z Todd Austi n z ... http://www.gigascale.org/pubs/779/HPCA_bulletproof.pdfAcronym Definition; DTCA: Direct-To-Consumer Advertising: DTCA: Dwell-Time Code Acquisition: DTCA: Defect-Tolerant Computer Architecture http://acronyms.thefreedictionary.com/Defect-Tolerant+Computer+ArchitectureBulletProof: A DefectÂTolerant CMP Switch Architectur Kypros Constantinides, Stephen Plaza, Jason Blome, Bin Zhang, Valeria Bertacco, Scott Mahlke, Todd Austin, Michael Orshansky https://www.gigascale.org/pubs/1091.htmlLatest Journal Highlights articles. Carbon nanotube/epoxy bending sensors with directional sensitivity; Ligand influence on the synthesis of emission-tunable water-soluble CdTe and ... http://nanotechweb.org/cws/article/lab/33746http://nsf.gov/awardsearch/showAward.do?AwardNumber=0541169
Application-independent defect-tolerant crossbar nano-architectures: Full text: Pdf (161 KB) Source: International Conference on Computer Aided Design ... http://doi.acm.org/10.1145/1233501.1233652Document details from CiteSeerX (Isaac Councill, Lee Giles): Recent successes in the development and self-assembly of nanoelectronic devices suggest that the ability to manufacture ... http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.2.5760Defect-tolerant, fine-grained parallel testing of a Cell Matrix Lisa J. K. Durbeck #, Nicholas J. Macias + Cell Matrix Corporation * ABSTRACT A fault testing methodology fora cell ... http://www130.pair.com/cmatrix/ld_sci/papers/itcom.pdfArticle Information: Design of high-yield defect-tolerant self-assembled nanoscale memories Venkatasubramanian, G.; Boykin, P.O.; Figueiredo, R.J. http://ieeexplore.ieee.org/iel5/4400848/4400849/04400861.pdf?isnumber=4400849&prod=CNF&arnumber=4400861&arSt=77&ared=84&arAuthor=Venkatasubramanian%2C+G.%3B+Boykin%2C+P.O.%3B+Figueiredo%2C+R.J.Abstract: This paper addresses defect-tolerant voter designs, using Transistor Redundancy (TR). Six to seven redundant transistors are added to a regular defect-prone voter to make ... http://www.ingentaconnect.com/content/asp/jolpe/2006/00000002/00000003/art00013?token=004d1adfd4065e788967232d45237b607a31386f2c74795d7a663568263c7b076302995a208b51. The Hyeti defect tolerant microprocessor: a practical experiment and its cost-effectiveness analysis Leveugle, R.; Koren, Z.; Koren, I.; Saucier, G.; Wehn, N.; http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=338099Koren, "Defect Tolerant VLSI Circuits: Techniques and Yield Analysis," Proceedings of the IEEE, Vol. 86, pp. 1817-1836, Sept. 1998. Z. Koren and I. http://www.ecs.umass.edu/ece/koren/zkoren/University of Texas at Austin Digital Repository ... This work appears in the following Collection(s) UT Electronic Theses and Dissertations http://repositories1.lib.utexas.edu/handle/2152/2525Defect-tolerant architectures for nanotechnology: A research team led by Sandeep Shukla is investigating reliability techniques and measures for systems using nanoscale devices. http://www.ece.vt.edu/news/ar04/defects.htmlAbstract. Ultradense memory and logic circuits fabricated at local densities exceeding 100 × 10 9 cross-points per cm 2 have recently been demonstrated with nanowire crossbar ... http://www.iop.org/EJ/abstract/0957-4484/19/16/165203Defect Tolerant Molecular Electronics: Algorithms, Architectures, and Atoms Philip J. Kuekes Computer Architect Quantum Science Research Hewlett-Packard Laboratories http://www.microarch.org/micro33/keynote/kuekes.htmlSusmit Biswas . Susmit Biswas . A Pageable Defect Tolerant Nanoscale Memory System . Susmit Biswas, Tzvetan S. Metodi, Frederic T. Chong, Ryan Kastner http://www.cse.ucsd.edu/~kastner/papers/nanoarch07-defect_tolerant_memory.pptDefect Tolerant Probabilistic Design Paradigm for Nanotechnologies . Margarida Jacome, Chen He, Gustavo de Veciana and Stephen Bijansky http://www2.dac.com/41st/41acceptedpapers.nsf/0c4c09c6ffa905c487256b7b007afb72/4157b7965a9e60dc87256e54007a1dd6/$FILE/35-1.PPT |
|